

**WHAT IS CLAIMED IS:**

1. A method of forming a gate structure in an integrated circuit on a substrate, the method comprising the steps of:  
forming a high k layer on the substrate,  
forming a gate electrode layer on the high k layer,  
5 patterning the gate electrode layer,  
forming LDD regions using an ion implantation process, thereby creating damaged portions of the high k layer,  
removing a first portion of the damaged portions of the high k layer, thereby defining a gate structure, and leaving remaining portions of the damaged  
10 portions of the high k layer,  
forming sidewall spacers adjacent the gate structure,  
forming source/drain regions using an ion implantation process, thereby further damaging the remaining portions of the damaged portions of the high k layer, and  
15 removing the remaining portions of the damaged portions of the high k layer.
2. The method of claim 1, wherein the high k layer comprises hafnium dioxide.
3. The method of claim 1, wherein the high k layer comprises at least one of HfSiON, ZrO<sub>2</sub>, HfON, La<sub>2</sub>O<sub>3</sub>, CeO<sub>2</sub>, Na<sub>2</sub>O<sub>3</sub>, Sm<sub>2</sub>O<sub>3</sub>, Eu<sub>2</sub>O<sub>3</sub>, Gd<sub>2</sub>O<sub>3</sub>, Tb<sub>2</sub>O<sub>3</sub>, Dy<sub>2</sub>O<sub>3</sub>, Ho<sub>2</sub>O<sub>3</sub>, Er<sub>2</sub>O<sub>3</sub>, Tm<sub>2</sub>O<sub>3</sub>, Yb<sub>2</sub>O<sub>3</sub>, Lu<sub>2</sub>O<sub>3</sub>.
4. The method of claim 1, wherein the LDD implanted species comprises arsenic.
5. The method of claim 1, wherein the LDD ion implantation is conducted at a dopant level of about  $6(10)^{13}$  atoms per square centimeter.
6. The method of claim 1, wherein the LDD ion implantation is conducted at an energy of about eighty thousand electron volts.
7. The method of claim 1, wherein the first portion of the damaged portions of the high k layer is removed using a solution of hydrofluoric acid.

8. The method of claim 1, wherein the source/drain implanted species comprises arsenic.
9. The method of claim 1, wherein the source/drain ion implantation is conducted at a dopant level of about  $3(10)^{15}$  atoms per square centimeter.
10. The method of claim 1, wherein the source/drain ion implantation is conducted at an energy of about forty thousand electron volts.
11. The method of claim 1, wherein the remaining portions of the damaged portions of the high k layer are removed using a solution of hydrofluoric acid.
12. The method of claim 1, further comprising the step of forming a base interface layer on the substrate prior to the step of forming the high k layer.
13. The method of claim 1, wherein the high k layer is formed using at least one of a metallorganic chemical vapor deposition process, an atomic layer deposition process, and a physical vapor deposition process.
14. The method of claim 1, wherein the gate electrode layer is formed of at least one of polycrystalline silicon and polycrystalline germanium.
15. A method of forming a gate structure in an integrated circuit on a substrate, the method comprising the steps of:
  - forming a base interface layer on the substrate,
  - forming a high k layer on the base interface layer,
  - 5 forming a gate electrode layer of polycrystalline silicon on the high k layer,
  - patterning the gate electrode layer,
  - forming LDD regions using an ion implantation process, thereby creating damaged portions of the high k layer,
  - removing a first portion of the damaged portions of the high k layer, thereby
  - 10 defining a gate structure, and leaving remaining portions of the damaged portions of the high k layer,
  - forming sidewall spacers adjacent the gate structure,

- forming source/drain regions using an ion implantation process, thereby further  
damaging the remaining portions of the damaged portions of the high k  
layer, and  
removing the remaining portions of the damaged portions of the high k layer.
16. The method of claim 15, wherein the high k layer comprises hafnium dioxide.
17. The method of claim 15, wherein the high k layer comprises at least one of  
HfSiON, ZrO<sub>2</sub>, HfON, La<sub>2</sub>O<sub>3</sub>, CeO<sub>2</sub>, Na<sub>2</sub>O<sub>3</sub>, Sm<sub>2</sub>O<sub>3</sub>, Eu<sub>2</sub>O<sub>3</sub>, Gd<sub>2</sub>O<sub>3</sub>, Tb<sub>2</sub>O<sub>3</sub>,  
Dy<sub>2</sub>O<sub>3</sub>, Ho<sub>2</sub>O<sub>3</sub>, Er<sub>2</sub>O<sub>3</sub>, Tm<sub>2</sub>O<sub>3</sub>, Yb<sub>2</sub>O<sub>3</sub>, Lu<sub>2</sub>O<sub>3</sub>.
18. A method of forming a gate structure in an integrated circuit on a substrate, the  
method comprising the steps of:  
forming a base interface layer on the substrate,  
forming a high k layer on the base interface layer,  
forming a gate electrode layer on the high k layer,  
patterning the gate electrode layer,  
forming LDD regions using an ion implantation process, thereby creating  
damaged portions of the high k layer,  
removing a first portion of the damaged portions of the high k layer, thereby  
defining a gate structure, and leaving remaining portions of the damaged  
portions of the high k layer,  
removing a first portion of the base interface layer underlying the first portion of  
the damaged portions of the high k layer, and leaving remaining portions  
of the base interface layer underlying the remaining portions of the  
damaged portions of the high k layer,  
forming sidewall spacers adjacent the gate structure,  
forming source/drain regions using an ion implantation process, thereby further  
damaging the remaining portions of the damaged portions of the high k  
layer,  
removing the remaining portions of the damaged portions of the high k layer, and  
removing the remaining portions of the base interface layer.

19. The method of claim 18, wherein the high k layer comprises hafnium dioxide.
20. The method of claim 18, wherein the high k layer comprises at least one of HfSiON, ZrO<sub>2</sub>, HfON, La<sub>2</sub>O<sub>3</sub>, CeO<sub>2</sub>, Na<sub>2</sub>O<sub>3</sub>, Sm<sub>2</sub>O<sub>3</sub>, Eu<sub>2</sub>O<sub>3</sub>, Gd<sub>2</sub>O<sub>3</sub>, Tb<sub>2</sub>O<sub>3</sub>, Dy<sub>2</sub>O<sub>3</sub>, Ho<sub>2</sub>O<sub>3</sub>, Er<sub>2</sub>O<sub>3</sub>, Tm<sub>2</sub>O<sub>3</sub>, Yb<sub>2</sub>O<sub>3</sub>, Lu<sub>2</sub>O<sub>3</sub>.